



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification: H05K 3/46, H05K 7/20	A1	(11) International Publication Number: WO 00/69239 (43) International Publication Date: 16 November 2000 (16.11.2000)
(21) International Application Number: PCT/US00/13041 (22) International Filing Date: 11 May 2000 (11.05.2000) (30) Priority Data: 09/310,660 12 May 1999 (12.05.1999) US (60) Parent Application or Grant AMKOR TECHNOLOGY, INC. [/]; (). JUSKEY, Frank, J. [/]; (). MCMILLAN, John, R. [/]; (). HUEMOELLER, Ronald, P. [/]; (). LAWRENCE, Don, C.; ().	Published	
(54) Title: METHOD FOR MANUFACTURING A PRINTED CIRCUIT BOARD WITH INTEGRATED HEAT SINK FOR SEMICONDUCTOR PACKAGE (54) Titre: PROCEDE DE FABRICATION DE CARTE A CIRCUIT IMPRIME A Puits THERMIQUE INTEGRE POUR BOITIER DE SEMI-CONDUCTEURS		
(57) Abstract <p>A low-cost printed circuit board (10) for a semiconductor package having the footprint of a ball grid array package has an integral heat sink (20), or "slug," for the mounting of one or more semiconductor chips, capable of efficiently conducting away at least five watts from the package in typical applications. It is made by forming an opening (16) through a sheet, or substrate (14), of B-stage epoxy/fiberglass composite, or "pre-preg," then inserting a slug (20) of a thermally conductive material having the same size and shape as the opening into the opening. The slug-containing composite is sandwiched between two thin layers (30) of a conductive metal, preferably copper, and the resulting sandwich (10) is simultaneously pressed and heated between the platen (12) of a heated press. The heat and pressure forces the resin to the surface of the composite (10) and into the space between the slug (20) and the walls of the composite, where it solidifies, bonding the edges of the slug (20) to the substrate (14) within the opening and adhering the conductive layers (30) to the upper and lower surfaces of the substrate (14). The resulting laminate (10) can thereafter be processed as a convention printed circuit board to incorporate conventional circuit board features, e.g., circuit traces, wire bonding pads, solder ball mounting lands, and via holes.</p>		
(57) Abrégé <p>L'invention concerne une carte à circuit imprimé peu coûteuse (10) convenant pour un boîtier de semi-conducteur dont l'encombrement correspond à celui d'un boîtier BGA. Cette carte à circuit imprimé comprend un puits thermique (20) ou une pastille _ intégrée permettant le montage d'une ou de plusieurs microplaquettes de semiconducteur capable(s) d'évacuer efficacement au moins cinq watts du boîtier dans les applications caractéristiques. On forme cette carte en pratiquant une ouverture (16) dans une feuille ou un substrat (14) de composite époxy/fibre de verre de stade B, ou pré-imprégné, puis en introduisant dans cette ouverture une pastille (20) de matériau thermiquement conducteur dont la dimension et la forme correspondent à celles de l'ouverture. Le composite contenant la pastille est intercalé entre deux fines couches (30) de métal conducteur, de préférence du cuivre, et le sandwich résultant (10) est pressé et chauffé simultanément entre les plaques (12) d'une presse chauffée. Sous l'effet de la pression et de la chaleur, la résine remonte à la surface du composite (10) et pénètre dans l'espace séparant la pastille (20) des parois du composite, où elle durcit et relie les bords de la pastille (20) au substrat (14) à l'intérieur de l'ouverture, et assemble ainsi les couches conductrices (30) à la surface supérieure et inférieure du substrat (14). On peut ensuite traiter le stratifié résultant (10) comme une carte à circuit imprimé classique et lui incorporer les caractéristiques de circuits imprimés habituelles, par exemple des traces de circuits, des plages de connexion, des plages de soudure et des trous d'interconnexion.</p>		

PCTWORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : H05K 3/46, 7/20	A1	(11) International Publication Number: WO 00/69239 (43) International Publication Date: 16 November 2000 (16.11.00)
<p>(21) International Application Number: PCT/US00/13041</p> <p>(22) International Filing Date: 11 May 2000 (11.05.00)</p> <p>(30) Priority Data: 09/310,660 12 May 1999 (12.05.99) US</p> <p>(71) Applicant: AMKOR TECHNOLOGY, INC. {US/US}; 1900 S. Price Road, Chandler, AZ 85248 (US).</p> <p>(72) Inventors: JUSKEY, Frank, J.; 15831 S. 13th Way, Phoenix, AZ 85048 (US). MCMILLAN, John, R.; 642 E. Kent Avenue, Chandler, AZ 85223 (US). HUEMOELLER, Ronald, P.; 700 N. Aspen Drive, Chandler, AZ 85226 (US).</p> <p>(74) Agents: LAWRENCE, Don, C. et al.; Skjerven, Morrill, MacPherson, Franklin & Friel LLP, 25 Metro Drive, Suite 700, San Jose, CA 95110 (US).</p>	<p>(81) Designated States: CA, JP, KR, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</p> <p>Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p>	
<p>(54) Title: METHOD FOR MANUFACTURING A PRINTED CIRCUIT BOARD WITH INTEGRATED HEAT SINK FOR SEMICONDUCTOR PACKAGE</p> <p>(57) Abstract</p> <p>A low-cost printed circuit board (10) for a semiconductor package having the footprint of a ball grid array package has an integral heat sink (20), or "slug," for the mounting of one or more semiconductor chips, capable of efficiently conducting away at least five watts from the package in typical applications. It is made by forming an opening (16) through a sheet, or substrate (14), of B-stage epoxy/fiberglass composite, or "pre-preg," then inserting a slug (20) of a thermally conductive material having the same size and shape as the opening into the opening. The slug-containing composite is sandwiched between two thin layers (30) of a conductive metal, preferably copper, and the resulting sandwich (10) is simultaneously pressed and heated between the platen (12) of a heated press. The heat and pressure forces the resin to the surface of the composite (10) and into the space between the slug (20) and the walls of the composite, where it solidifies, bonding the edges of the slug (20) to the substrate (14) within the opening and adhering the conductive layers (30) to the upper and lower surfaces of the substrate (14). The resulting laminate (10) can thereafter be processed as a convention printed circuit board to incorporate conventional circuit board features, e.g., circuit traces, wire bonding pads, solder ball mounting lands, and via holes.</p>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Kazakhstan	PT	Portugal		
CU	Cuba	LC	Saint Lucia	RO	Romania		
CZ	Czech Republic	LI	Liechtenstein	RU	Russian Federation		
DE	Germany	LK	Sri Lanka	SD	Sudan		
DK	Denmark	LR	Liberia	SR	Sweden		
EE	Estonia			SG	Singapore		

METHOD FOR MANUFACTURING A PRINTED CIRCUIT BOARD WITH INTEGRATED HEAT SINK FOR SEMICON-
DUCTOR PACKAGE

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to semiconductor packaging in general, and in particular, to a method of producing a low-cost printed circuit board ("PCB") for a semiconductor package that has an integral heat sink capable of conducting away relatively large amounts of heat generated by components in the package during operation.

2. Description of the Related Art

The recent trend in consumer electronics has been toward smaller, lighter products having expanded functional capabilities and capacities. This trend has, in turn, resulted in a demand for packaged semiconductor devices that are smaller, yet more highly integrated and of higher capacity. Accordingly, packaging candidates for modern semiconductor devices must not only possess excellent electrical characteristics, large input/output-terminal capacities, and high heat dissipating capabilities, but must also provide these features at a competitive price if they are to remain commercially viable in this very cost-competitive environment.

One such low-cost packaging candidate is the ball grid array ("BGA") semiconductor package. BGA packages are easily formed on a conventional PCB and can effectively reduce the overall length of electronic circuits incorporating them. BGA packages also utilize power- and/or ground-bonding areas more effectively, thus yielding excellent electrical characteristics. The input/output terminal density of BGA packages is greater than that of conventional quad flat packages (QFPs), which better comports with the trend toward smaller, denser packages.

5 And, for semiconductor chips dissipating relatively low amounts of heat during operation,
BGA packages have relatively good heat dissipating characteristics.

10 However, the new, high-speed, high-power-dissipating chips require even higher heat
dissipating capabilities in their packaging. Several methods have been proposed to enhance
5 this capability. These typically involve mounting the chip(s), directly or indirectly, on a heat
sink, or "slug," that is laminated or soldered to the top or bottom side of an interconnection
15 substrate, such as a PCB.

For example, M. Hundt, et al. of SGS-Thomson Microelectronics, Inc., in a paper pre-
20 sented at the "95 Flip Chip, BAG, TAB & AP Symposium," entitled, "Conduction-Cooled
10 Ball Grid Array," (© 1995 Semiconductor Technology Center, Inc.), describe a BGA package
in which a copper heat sink, or "slug," is laminated to the bottom surface, i.e., the surface on
25 which the solder balls are mounted, of a PCB having a rectangular opening in it. A microchip
is epoxied to the slug in the opening and is wire-bonded to the surrounding PCB substrate to
30 effect electrical interconnection of the chip. The bottom surface of the heat slug is, in turn, sol-
15 dered to a multilayer main board having a relatively thick ground plane. Plated-through via
holes conduct heat from the bottom of the heat slug to the ground plane to convey heat away
35 from the chip. The authors claim that this design reduces the internal thermal resistance (θ_{jc})
of the package to a value typically less than 1 degree C/Watt for most sizes of chip.

40 A somewhat similar arrangement, in the context of a "total encasement" chip carrier
20 package ("TE" package), is described in U.S. Pat. No. 5,650,593 to J.R. McMillan, et al. This
reference describes several embodiments of a "thermally enhanced" package, one of which
45 includes a circuit substrate with a center opening and a solder-plated metal ring attached to the
bottom surface of the substrate and surrounding the opening. A heat sink is soldered to the
metal ring such that a portion of it is exposed through the opening, and one or more micro-
50

5 chips are epoxied to the exposed surface. A plastic or a metal ring also surrounds the opening on the top surface of the substrate to define a cavity, and a metal or plastic lid attaches to the ring to close off the cavity with a "gas tight" seal.

10 Another laminated heat slug arrangement is described in U.S. Pat. No. 5,734,555 to

5 J. F. McMahon, in the context of a plastic pin grid array ("PPGA") semiconductor package. In this package, a microchip is electrically connected to a multilayer, intermediate PCB by in-
15 verting the chip relative to the board and contacting it to the board so that interconnection pads on the top surface of the chip engage corresponding connection pads on the bottom surface of the PCB (the so-called "flip-chip" method). The PCB has a step in it to receive the chip, and a
20 central opening through it that exposes the top surface of the chip through the board. A copper heat slug with a rabbeted face is attached to the top surface of the board, with the rabbeted face
25 disposed in the opening above the chip and bonded to it with a layer of thermally conductive epoxy. The heat slug may also be attached to a finned heat sink on the top of the package for
30 enhanced convective-air cooling.

15 Yet another laminated heat sink arrangement in the context of a plastic molded package having a lead frame is described in U.S. Pat. No. 5,455,462 to R.C. Marrs. The heat sink in this
35 reference features a circumferential "locking ring" that engages and keys with the plastic encapsulating the package to provide a better seal between the encapsulant and the heat sink.

40 A somewhat more radical approach to cooling of very high heat dissipating microchips is described in U.S. Pat. No. 5,365,400 to T. N. Ashiwake, et al. Here, one or more bare semi-
20 conductor chips are mounted to a ceramic main board using the flip-chip method, and a heat
45 sink is soldered directly to the top surface of each of the bare chips. The heat sinks, which are individually supplied with a forced cooling fluid, e.g., fluorocarbon, may be connected to a plenum, or header, by means of an extensible bellows.

5 While each of the foregoing solutions addresses the problem of enhanced microchip
cooling to a greater or lesser extent, they do not address the problem of achieving this result in
a simple, low-cost packaging arrangement. In particular, it may be seen that, in those refer-
10 ences that utilize a conventional PCB to interconnect the microchip, one or more manual, and
5 in some cases, relatively complex, post-PCB-lamination fabrication and/or assembly steps are
required to implement an integral heat sink into the package. These additional steps necessarily
15 result in additional costs to the package, which detracts somewhat from their desirability for
use in a consumer electronics commercial environment.

20 What is needed, then, is a lower-cost, easier-to-produce semiconductor packaging ar-
10 rangement that achieves enhanced chip cooling without the need for any post-lamination pro-
cedures to implement a heat sink. Indeed, what is needed is a package that meets a "5-watts-
25 for-less-than-\$5" goal.

30 BRIEF SUMMARY OF THE INVENTION

15 This invention provides a method for producing a low-cost PCB for a semiconductor
package, e.g., a BGA semiconductor package, that incorporates a heat sink without the need
35 for additional post-lamination assembly procedures, one that is capable of meeting the above,
"5-watts-for-less-than-\$5" goal. The novel PCB has an integral heat sink for the mounting of
one or more semiconductor chips thereon, and in most applications, is capable of effectively
40 conducting a relatively large amount of heat away from the package, an amount that is well in
20 excess of that conveyed by conventional semiconductor package PCBs.

45 The method comprises punching an opening of a given size and shape through the
thickness of a glass reinforcement that has been impregnated with a B-stage epoxy resin. A
heat slug of a thermally conductive metal having about the same size and shape as the opening
50

5 is inserted into the opening, and the slug-containing substrate is then sandwiched between two
sheets of an electrically conductive metal, e.g., copper foil. The sandwich is placed in a heated
10 press, which applies heat and pressure to the two opposite faces of the sandwich, forcing the
resin to melt and flow into the spaces in the opening between the opposing sidewalls of the
5 slug and the substrate, where it solidifies, thereby simultaneously bonding the slug to the sub-
strate within the opening, and adhering the conductive layers to the upper and lower surfaces
15 of the substrate, with the heat slug sandwiched therebetween.

Subsequent processing of the PCB is the same as with conventional PCBs, and may
20 comprise removing, e.g., by etching away, of portions of the conductive layers overlying the
10 slug on opposite sides of the substrate to expose a semiconductor die-bonding pad directly
atop the slug, as well as an area for thermally bonding the slug, e.g., with solder or a filled ep-
25 oxy, to a main board on the bottom of the slug.

A better understanding of these and other features and advantages of the method may
30 be obtained from a consideration of the detailed description of the invention below, particu-
15 larly if that description is considered in conjunction with the accompanying drawings. Fol-
lowing is a brief description of the several views of those drawings.

35 BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

40 FIGURE 1 is an exploded view of a PCB having an integral heat sink for use in a semicon-
20 ductor package and made in accordance with the method of the present invention, shown
positioned between the platen of a heated press;

45 FIG. 2 is an elevational view of the assembled PCB as seen in FIG. 1, shown compressed be-
tween the platen of the press;

50 FIGS. 3 and 4 are top and bottom plan views, respectively, of the PCB shown in FIG. 1; and,

FIG. 5 is an enlarged cross-sectional view in elevation of a BGA package incorporating the PCB of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

As shown schematically in FIGS. 1 and 2, the method of the invention comprises forming an assembly, or "lay-up" 10, of the constituent laminar elements of the PCB, then pressing them together between the platen 12 of a heated press to laminate the elements together in flat, thin, relatively rigid sandwich.

In preparation for forming the lay-up 10, a substrate 14 of a porous, dielectric material, e.g., fiberglass, is impregnated with a thermosetting epoxy resin to form a matrix, or "B-staged" composite, of the two materials. In the industry, epoxy resin is often characterized, in reference to its state of cure, as being "A-stage," "B-stage" or "C-stage" resin. "A-stage" refers to resin that is in a relatively uncured, liquid state, typically dissolved in a solvent; B-stage refers to resin that is partially cured to a relatively soft, malleable solid, with the solvent removed; and, "C-stage" resin refers to resin that is fully cured into a hard, rigid solid.

The desired composite 14 can be made by dipping or otherwise soaking a "dry" sheet of the dielectric material with a coating of A-stage resin, draining or "squeegeeing" off the excess resin, then flash-drying otherwise removing the solvent, and partially curing the resin remaining in the soaked sheet, e.g., by the application of heat, or irradiation with ultraviolet light, into the B-stage condition. Alternatively, a variety of composites of porous substrates impregnated with B-stage thermosetting resins, referred to in the industry as "pre-pregs," are available commercially from a number of vendors for use in ordinary PCB fabrication. Pre-pregs used for the fabrication of semiconductor package PCBs typically have a thickness ranging from about 4 to about 60 mils.

5 In a preferred embodiment of the invention, the dielectric, or insulative, material of the substrate 14 is fiberglass. However, depending on the application at hand, other porous substrate materials, e.g., sheets of interwoven Kevlar, carbon fiber, or Teflon-coated polymer fibers can also be used to particular effects. The preferred thermosetting resins are polyimide
10 resin, epichlorohydrin bisphenol-A resin (epoxy), or bismaleimide triazine ("BT") resin, although other heat-curing resins may also be used advantageously, depending on the properties desired in the finished PCB 10. Also, additional resins may be included in the basic resin to impart special electrical or mechanical properties. Examples of such "additives" include polyphenylene oxide ("PPO"), polyphenylene stearate ("PPS"), and polyether imide.

10 Preparation of the substrate 14 for the lay-up further comprises forming a central window, or opening 16, of a particular size and shape, through the thickness of the substrate, as well as one or more tooling holes 18. The opening 16 comprises the situs of an integral heat sink 20 of the PCB 10, as well as region on which one or more semiconductor dies 64 (not
25 seen in Figs. 1 or 2) will be mounted in the finished package, and for this reason, is generally square or rectangular in shape. The tooling holes 18 may be round, oval, or square, and are for the receipt of tooling pins 22 mounted in the platen 12, and are used to align and hold the elements of the PCB relative to each other in the press during the lay-up and curing steps, and
35 also for proper orientation of the layers, if sequential lamination process is used. Both the central heat sink opening 16 and the tooling holes 18 can be formed easily and accurately by
40 punching or die-cutting the soft material of the pre-preg.

The heat sink, or "slug," 20 is simply a slab, or "coupon," of material that is an efficient conductor of heat, and is sized and shaped to fit closely within the central opening 16 in
45 the composite substrate 14. The heat slug has a thickness that is about the same as, or slightly less than, that of the substrate and generally vertical sidewalls 24 around its periphery. Pref-

erably, the periphery of the heat slug 20 is slightly smaller than that of the opening 16, so that when the heat slug is disposed in the opening, there is a slight gap, or space 26 (see FIG. 2), typically in the range of about one to two mils (.001"- .002"), between the sidewalls 24 of the heat slug and the opposing sidewalls 28 of the substrate 14 inside of the opening.

While the size of the space 26 between the heat sink 20 and the substrate 14 is not critical, it is desirable that it not be too large in that, as described in more detail below, during the pressing operation, molten resin is squeezed out of the substrate and into the space, where it solidifies to bond the opposing sidewalls of the heat sink and the substrate to each other. If the gap is too large, it is possible that the resin will not entirely fill the gap, resulting in the presence of voids in the epoxy, and hence, a structurally weak bond. On the other hand, if the heat sink 20 is too large, some undesirable deformation of the substrate could occur when the relatively harder slug is inserted into the opening 16 in the relatively softer substrate. It has been discovered that a space of from about 1-2 mils clearance is adequate for most applications.

Preferably, the heat slug 20 is made of pure, soft copper, the surface of which has been chemically oxidized to make it easier to bond to, as copper provides a fairly good tradeoff between good thermal conductivity, good bondability (whether to epoxy or solder), and a lower cost. Obviously, such precious metals as silver or gold could provide greater thermal conductivity relative to copper, but their costs mandate against their use in a low-cost, thermally enhanced PCB, the goal of the present invention. Other low-cost heat sink materials that have been found to have some benefits in the context of this invention are aluminum alloys and a beryllium-copper alloy.

The lay-up 10 additionally comprises two thin, identical face sheets, or layers 30, of an electrically conductive metal. The preferred material for these two elements is "5 nines pure" copper foil, i.e. 99.999% pure copper. Such material is commercially available in sheets of

5 various thicknesses. For the typical semiconductor package PCBs of the type contemplated in this invention, the copper foil layers 30 will have a thickness of about 18 microns (≈ 0.7 mils).

10 As in the case of the heat slug 20, another material that has shown some promise for use as the electrically conductive layers is aluminum, because of its low cost and relatively high electrical and thermal conductivities. However, unlike copper, aluminum is somewhat difficult both to plate with other metals, and/or to solder or wire bond to directly, because of its tendency to oxidize rapidly in ordinary ambient conditions. The main drawback of aluminum, however, is that it has both a higher coefficient of thermal expansion and lower structural integrity than many other materials, including silicon. Therefore, extra care must be taken in the design of PCBs incorporating aluminum and alloys thereof to avoid cracking and/or warping problems over wide temperature ranges. Consequently, while aluminum exhibits good functional properties, and the initial cost of the material is relatively low, the above drawbacks detract somewhat from its preference in this particular application.

30 The electrically conductive foil layers 30 are, like the copper heat sink 20 and the composite substrate 14, relatively easy to fabricate by means of die cutting, and it is preferable they each be further punched or drilled to include one or more tooling holes 32, which serve the same function as the tooling holes 18 in the substrate, viz., positioning and alignment of the parts in the lay-up. As an additional preparatory step, it is desirable to chemically treat at least one side, viz., the side facing toward the substrate 14 in the lay-up, of each of the layers 30, to create an oxide layer thereon. The oxide layer provides additional mechanical "tooth" for the epoxy to adhere to, and thus enhances the strength of the bond between the respective electrically conductive layers 30 and the substrate 14.

40 When the constituent elements of the PCB 10 are prepared, their lay-up can commence. Typically the laminar elements are sandwiched between two layers of Kraft paper 36 (see

5 FIG. 2), which serve as soft "buffers" between the PCB lay-up and the relatively harder platen
12 of the press, to prevent excess resin extruded from the compressed PCB from adhering to
the face of the platen, and to diffuse the heat from the platen, making it more uniform across
10 the platen. In this regard, it may be desirable to further sandwich the lay-up between two op-
5 tional, stainless steel plates (not illustrated), called a "cull plates," that further serve to diffuse
the heat from the platen 12 and protect their surfaces from being coated with excess resin.

15 The stack of the PCB lay-up 10 on the bottom platen 12 of the press then comprises,
from bottom to top, an optional bottom cull plate, a bottom layer of Kraft paper 36, a bottom
20 layer 30 of electrically conductive foil, the pre-preg composite 14, with the integral heat slug
10 20 disposed within the central opening 16, a top layer 30 of electrically conductive foil, a top
layer of Kraft paper 36, and an optional top cull plate. The tooling pins 22 in the platen extend
25 through the openings 18 and 32 in the conductive layers 30 and substrate 14, respectively, to
position and align the laminations relative to each other, whereas the central opening 16 serves
30 to appropriately position and align the heat slug 20 within the sandwich.

15 The foregoing description has been with reference to the lay-up of a single PCB 10.
However, those skilled in the art will recognize that substantial economies of production can
35 be achieved by laying-up and pressing a number of PCBs simultaneously. These multiple, or
"ganged," lay-ups can be made in either strip form or sheet form such that a large number of
40 adjacent, connected PCBs 10 are laminated at the same time. Indeed, fabrication of these strips
20 or sheets of multiple PCBs can be continued right through the etch, solder masking, chip at-
tachment, wire bonding and chip encapsulation steps, until such point in the process as it be-
45 comes desirable to separate, or "singularize," the individual packages from the ganged sheets
or strips in a cutting operation.

Moreover, multiple layers can be stacked in the press, one on top of the other, with interleaving layers of Kraft paper and/or cull plates, like pages in a book, to achieve even greater production volume in a single pressing.

During the lamination process, the platen 12 of the press apply pressure to the top and bottom surfaces of the lay-up 10, causing resin to be expressed from the substrate 14 into the space 26 between the respective, opposed vertical sidewalls 24, 28 of the heat sink 20 and the substrate 14, as well as to the top and bottom surfaces of the substrate, where it contacts the respective facing surfaces of the conductive layers 30. Heat is simultaneously applied to the lay-up 10 by the platen, which causes the molten resin to melt, flow, and then solidify, thereby bonding the heat sink 20 to the substrate within the opening 16, and adhering the conductive layers 30 to the opposite faces of the substrate 14. After the resin is cured, the rigid, laminated PCB 10 can be removed from the press and passed on to the next stages of the fabrication operation, which are fairly conventional in nature.

With reference to FIGS. 3 and 4, it may be seen that, after lamination, each of the opposite surfaces of the heat slug 20 will be overlain by one of the electrically conductive layers 30, and will be separated from its respective, overlying layer 30 by a thin layer of air and/or excess resin "flash" 38 (shown by phantom lines in FIGS. 3 and 4), which may be expressed into the space between the two components during the lamination process. Since these elements add undesirable thermal resistance between a component mounted atop the heat slug 20 and a surface to which the heat slug is mounted, it is preferable that they be removed to expose a bare surface on the top and bottom of the heat slug. The regions of the electrically conductive layers 30 overlying the respective opposite surfaces of the heat slug 20 are preferably etched away during the same etch process used to define, e.g., circuit traces 40 and wire bond pads 42 in the conductive layer 30 on the top surface of the substrate 14, and solder ball pads 44 in the

5 conductive layer 30 on the bottom surface of the substrate 14, using conventional photo-
lithography techniques. Any underlying excess resin flash 38 can be removed in a separate
etch with, e.g., a hot, concentrated solution of potassium permanganate.

10 In addition to the above, it may be desirable to add other features to the PCB 10 prior
to the assembly of the semiconductor package. These may include, for example, plated-
15 through "via" holes 46 to convey signals and power between the conductive circuit traces 40
and/or wire bond pads 42 on the top surface of the PCB and the solder ball lands 44 on the
bottom surface of the board. A mold runner gate 48 can be added to aid in the removal of an
20 excess resin sprue after the injection of a protective encapsulant of resin around the electrical
components during package molding. Additional tooling holes 50 through the board can be
punched or drilled to define cutting lines 52 (shown dotted in FIGS. 3 and 4) along which the
25 PCB 10 is cut, as described above, to singularize the individual packages from a multi-unit
"gang" board. A solder mask 54 (see FIG. 5) can be printed over the conductive layers 30 to
prevent solder from attaching to them except at selected openings formed through the mask.

30 A BGA semiconductor package 60 incorporating the novel PCB 10 of the present in-
vention is illustrated in cross-section in FIG. 5, shown solder-mounted to a main, or "mother,"
35 board 62. A microchip 64 is bonded to the surface of the heat sink 20 by a layer 66 of ther-
mally conductive epoxy, e.g., a silver-filled epoxy. A plurality of fine wires 68, e.g., gold
wires, interconnect wire bonding pads (not seen in FIG. 5) on the top surface of the chip 64 to
40 the wire bond pads 42 on the upper surface of the PCB 10. After the chip is wire bonded to the
PCB, the semiconductor chip 64 and the fine bonding wires 68 are encapsulated with a protec-
45 tive resin envelope 70 to seal them against moisture and protect them against shock and vibra-
tion.

5 In a BGA package, the electrical input/output terminals comprise a plurality of solder
balls 72, which attach at respective ones of the solder ball mounting lands, or pads 44 on the
bottom surface of the PCB 10. An efficient thermal path can be defined between the chip 64
10 and the main board 62 by bonding the bottom surface of the heat slug 20 to the main board
with a thermally conductive epoxy, or more preferably, by soldering it to a plated area on the
main board using, for example, a solder paste or preform 74 which is re-flowed at the same
15 time the solder ball 72 interconnections are made to the main board 62.

By now, those skilled in the art will recognize that various modifications can be made
20 in the method of the present invention, depending on the particular problem to be addressed.

10 For example, it is possible to fabricate a multi-layer PCB having an integral heat sink by
starting with a pre-etched core PCB and adding layers and a heat sink to it in the last lay-up in
25 a manner similar to that described above. Similarly, if the area of the heat slug is reduced to
less than that of the microchip, the microchip can be inverted and mounted to the heat sink
using the "flip-chip" method described above, wherein connection pads on the margins of the
30 chip overhang the heat sink and contact pads directly on the PCB without the use of wire-
bonds. This enables a low-profile package to be assembled, one that can be mounted to a main
board with the exposed surface of the heat sink facing upwards for contact with, e.g., a heat-
35 conducting spring clip, a finned, convective cooler, or a thermoelectric cooler.

40 Accordingly, the particular embodiments of the invention described and illustrated herein
20 should be understood as being exemplary in nature, and not as definitional of the scope of the
present invention, which is limited only by that of the claims appended hereafter.

What is claimed is:

1. A method for fabricating a low-cost printed circuit board having an integral heat sink for use in a semiconductor package, comprising:

selecting a sheet of composite material having a predetermined thickness and generally parallel top and bottom surfaces;

forming an opening through the sheet, the opening having a periphery and defining interior sidewalls on the sheet inside of the opening that are generally perpendicular to the top and bottom surfaces of the sheet;

forming a heat sink of a thermally conductive material, the heat sink having a thickness that is about the same as the thickness of the dielectric sheet, generally parallel top and bottom surfaces, a periphery that is about the same size and shape as the periphery of the opening in the sheet, and exterior sidewalls that are generally perpendicular to the top and bottom surfaces of the heat sink;

inserting the heat sink in the opening in the dielectric sheet such that the respective top and bottom surfaces of the heat sink and the dielectric sheet are generally coplanar, with the respective exterior sidewalls of the heat sink and the interior sidewalls of the dielectric sheet in spaced opposition to each other; and,

adhering the opposing sidewalls of the heat sink and the dielectric sheet to each other such that the heat sink is retained within the opening in the dielectric sheet, with the respective top and bottom surfaces of the heat sink and the dielectric sheet generally coplanar with each other.

5 2. The method of Claim 1, wherein the dielectric sheet comprises a composite of a fibrous dielectric material impregnated with a thermosetting resin, and wherein adhering the spaced, opposing sidewalls of the heat sink and the dielectric sheet to each other comprises:

10 placing the heat sink and the dielectric sheet between the platen of a heated press;

5 applying heat and pressure to the top and bottom surfaces the dielectric sheet and heat sink with the press until molten resin flows from the dielectric sheet into the space between the exterior sidewalls of the heat sink and the interior sidewalls of the dielectric sheet and solidifies therein.

20 3. The method of Claim 2, further comprising placing a layer of an electrically conductive material between a platen of the press and at least one of the top and bottom surfaces of the dielectric sheet so that molten resin flows from the dielectric sheet into contact with a facing surface of the conductive layer and adheres the conductive layer to the at least one surface of the dielectric sheet.

15 4. The method of Claim 3, further comprising oxidizing the facing surface of the conductive layer before adhering it to the at least one surface of the dielectric sheet.

35 5. The method of Claim 3, further comprising removing a portion of the conductive layer overlying the heat sink to expose an underlying surface of the heat sink through the layer.

40 6. The method of Claim 5, further comprising etching the exposed surface of the heat sink to remove excess resin present thereon.

5 7. The method of Claim 1, further comprising forming a via hole through the dielectric sheet that extends from the top surface of the sheet to the bottom surface thereof, the via hole defining interior sidewalls on the dielectric sheet inside of the via hole.

10
5 8. The method of Claim 7, further comprising plating the sidewalls of the dielectric sheet inside of the via holes with an electrically conductive material.

15
 9. The method of Claim 3, further comprising forming a circuit trace in the electrically conductive layer.

20
10 10. The method of Claim 9, wherein forming a circuit trace in the electrically conductive layer comprises:

25 printing a portion of the layer with an etch-resistant material; and,
30 etching away a portion of the layer not printed with the etch-resistant material.

15
 11. The method of Claim 3, wherein the layer of electrically conductive material is adhered to the bottom surface of the dielectric sheet, and further comprising forming a land in the layer for the attachment thereto of a ball of solder.

40
20 12. The method of Claim 1, wherein the heat sink comprises copper.

45 13. The method of Claim 3, wherein the electrically conductive layer comprises copper.

50 14. The method of Claim 2, wherein the fibrous dielectric material comprises fiberglass.

5

15. The method of Claim 2, wherein the thermosetting resin comprises a polyimide resin,
a epichlorohydrin bisphenol-A resin, or a bismaleimidetriazine resin.

10

5 16. A method of making a low-cost printed circuit board having an integral heat sink for
use in a semiconductor package, comprising:

15

punching an opening of a given size and shape through a porous, insulative substrate im-
pregnated with a stage B epoxy, the substrate having a predetermined thickness and opposite
surfaces;

20

10 pressing a slug of a thermally conductive metal into the opening, the slug having about
the same size and shape as the opening and about the same thickness as the substrate;

25

positioning the substrate between two sheets of an electrically conductive metal to form a
sandwich; and,

30

15 applying heat and pressure to opposite faces of the sandwich to laminate the electrically
conductive sheets to the respective opposite surfaces of the substrate and bond the slug in the
opening.

35

17. The method of Claim 16, further comprising removing portions of the electrically
conductive sheets on the opposite surfaces of the substrate in regions overlying the slug.

40

20

18. The method of Claim 16, further comprising drilling a via hole through the substrate
and the two electrically conductive sheets.

45

50

55

5

19. The method of Claim 16, further comprising forming a conductive trace, a wire bonding pad, or a solder ball mounting land in the electrically conductive sheets.

10

20. The method of Claim 16, wherein the electrically conductive sheets comprise copper foil, the thermally conductive slug comprises copper or a beryllium-copper alloy, the substrate comprises fiberglass, and the epoxy comprises a polyimide resin, an epichlorohydrin bisphenol-A resin, or a bismaleimide triazine resin.

15

20

25

30

35

40

45

50

55

1/2




FIG. 1




FIG. 2

SUBSTITUTE SHEET (RULE 26) RO/AU






FIG. 5

INTERNATIONAL SEARCH REPORT

International Application No:
PCT/US 00/13041

A. CLASSIFICATION OF SUBJECT MATTER H05K3/46,H05K7/20		
According to International Patent Classification (IPC) or to both national classification and IPC ⁷		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols) H05K		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	PATENT ABSTRACTS OF JAPAN vol. 16, no. 55, 12 February 1992 & JP 03 255690 A (FURUKAWA ELECTRIC CO LTD) 14 November 1991, abstract. --	1-20
Y	PATENT ABSTRACTS OF JAPAN vol. 18, no. 22, 13 January 1994 & JP 05 259669 A (FUJITSU LTD) 08 October 1993, abstract. ----	1-20
<input type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "Z" document member of the same patent family		
Date of the actual completion of the international search 21 August 2000		Date of mailing of the international search report 10. 12. 00
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer MESA-PASCASIO

ANHANG	ANNEX	ANNEXE
Zum internationalen Recherchenbericht über die internationale Patentanmeldung Nr.	To the International Search Report to the international Patent Application No.	Au rapport de recherche international relatif à la demande de brevet international n°
PCT/US 00/13041 SAE 283619		
In diesem Anhang sind die Mitglieder der Patentfamilien der im obengenannten internationalen Recherchenbericht angeführten Patentdokumente angegeben. Diese Angaben dienen nur zur Unterrichtung und erfolgen ohne Gewähr.	This annex lists the patent family members relating to the patent documents cited in the above-mentioned search report. The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.	La présente annexe indique les membres de la famille de brevets relatifs aux documents de brevets cités dans le rapport de recherche international visée ci-dessus. Les renseignements fournis sont donnés à titre indicatif et n'engagent pas la responsabilité de l'Office.
Im Recherchenbericht angeführte Patentdokumente Patent document cited in search report Document de brevet cité dans le rapport de recherche	Datum der Veröffentlichung Publication date Date de publication	Mitglied(er) der Patentfamilie Patent family member(s) Membre(s) de la famille de brevets
		Datum der Veröffentlichung Publication date Date de publication
JP A2 3255690	14-11-1991	none
JP A2 5259669	08-10-1993	none

For more details about this annex see Official Journal of the European Patent Office, No. 12/82.

